

ADAPTIVE COMPUTING ENGINE (ACE)

FIG. 1




FIG. 2

TO OTHER MATRICES 150
(INCLUDING CONTROLLER 120 AND
MEMORY 140)





FIG. 3







FIG. 5A

300



wjs
11 oct 2000

FIG. 5B 370




FIG. 5C

400




FIG. 5D

440

vjs
18 oct 2000

QUAD IN
505





FIG. 6

500






FIG. 8 is a block diagram of a logic circuit 600, which is a 3-input, 2-output function generator. The circuit 600 includes three 4-to-1 multiplexers (SA, SB, SC) and a 3-input, 2-output function generator (650). The multiplexers SA, SB, and SC have inputs Fn, Fw, Fsl, and Ge. The function generator 650 has inputs A (input), B (input), and C (input). The function generator 650 has two outputs, F (output) and G (output). The output F (output) is connected to a flip-flop (Flip Flop) and a 2-to-1 multiplexer (SFF). The output G (output) is connected to a 2-to-1 multiplexer (SFF). The flip-flop (Flip Flop) has two outputs, EL.1 and EL.0. The 2-to-1 multiplexer (SFF) has two outputs, Le, Lw, Ln, and Ls. The circuit 600 is shown in FIG. 8.




Fig. 8

FIG. 9 is a schematic diagram of a logic circuit 650, which is a 3-input, 2-output logic circuit. The circuit includes three inputs, A (input), B (input), and C (input), which are connected to a network of logic gates. The network consists of a first stage 680, which is a 3-input, 2-output logic circuit, and a second stage 685, which is a 2-input, 2-output logic circuit. The first stage 680 includes a first set of logic gates 690, which are 3-input, 2-output logic gates, and a second set of logic gates 695, which are 2-input, 2-output logic gates. The second stage 685 includes a third set of logic gates 700, which are 2-input, 2-output logic gates, and a fourth set of logic gates 705, which are 2-input, 2-output logic gates. The circuit also includes a fifth set of logic gates 710, which are 2-input, 2-output logic gates, and a sixth set of logic gates 715, which are 2-input, 2-output logic gates. The circuit is shown in a perspective view, with the inputs and outputs labeled. The circuit is also labeled with reference numerals 650, 680, 685, 690, 695, 700, 705, and 710.





Fig. 9




At power-up




After system acquisition

FIG. 10




Before re-allocation




After re-allocation

FIG. 11




Before re-allocation




After re-allocation

FIG. 12



Before re-allocation



After re-allocation

FIG. 13